CS Peer Talk | Full-System Evaluation of the sPIN…

第三十二期

报告人：许朋程，ETH Zürich

时间：10月19日（星期四）10:00am

方式：静园五院204

报告信息

Title

Full-System Evaluation of the sPIN In-Network-Compute Paradigm

Abstract

In-network-computing with SmartNICs is gaining popularity in high-performance networking for their ability to offload packet processing tasks from the CPU and their latency advantage thanks to the proximity to the network traffic without having to go through PCIe. The sPIN in-network-computing paradigm developed at ETH Zürich aims to provide a programming model for developers to build high-performance packet processing routines for on-path SmartNICs. While the paradigm has been evaluated with use cases from diverse scenarios in software and hardware simulation, it has yet to see a full E2E system-level evaluation that exercises the entire packet processing loop on hardware in the real world. In this thesis, we perform an end-to-end analysis of the sPIN paradigm by building a full-system prototype of sPIN on FPGA based on PsPIN, a cycle-accurate simulation prototype of sPIN, and Corundum, an open-source FPGA-based Ethernet NIC. We show that the resulting system FPsPIN facilitates the development and testing of sPIN handlers, allowing real-world performance and computation/communication overlap evaluations that would not have been possible with the old cycle-accurate simulation models due to the slow simulation speed and absence of a host CPU. We present various improvement suggestions to the sPIN specification, discovered through the process of building FPsPIN. In addition, we conduct a detailed performance evaluation of FPsPIN through three benchmarks implemented for the platform, showing a 50 us latency advantage, over 99% computation/communication overlap, 6.4 Gbps and 1.2 Gbps throughput in simple and complex synthetic benchmarks. The lower application throughput shows the deficiency of the packet processing cores used in FPsPIN and shows an opportunity for future research on desirable architectural features for SmartNIC cores.

Biography

Pengcheng Xu is currently a third-year Direct Doctorate in Computer Science student at ETH Zürich.  He is a member of the Systems Group with Prof. Dr. Timothy Roscoe.  His research interests span the broad area of computer systems, especially in operating systems, high-performance networking, and computer architecture.  Pengcheng earned his MSc Computer Science at ETH Zurich and BSc at Peking University.

about CS Peer Talk

作为活动的发起人，我们来自北京大学图灵班科研活动委员会，主要由图灵班各年级同学组成。我们希望搭建一个CS同学交流的平台，促进同学间的交流合作，帮助同学练习展示，同时增进友谊。

目前在计划中的系列包括但不限于：

• 教程系列：学生讲者为主，介绍自己的研究领域

• 研究系列：学生讲者为主，介绍自己的研究成果

• 客座系列：邀请老师做主题报告

除非报告人特别要求，报告默认是非公开的，希望营造一个自由放松但又互相激励的交流氛围。

主讲嘉宾招募

如果你愿意和大家分享你的学术成果、经历经验，总结回顾、触发新思，欢迎报名自荐。

主讲人报名：发邮件至 cs_research_tc@163.com，写明想讲的题目、内容及时间。

北京大学图灵班科研活动委员会

—   版权声明  —

本微信公众号所有内容，由北京大学前沿计算研究中心微信自身创作、收集的文字、图片和音视频资料，版权属北京大学前沿计算研究中心微信所有；从公开渠道收集、整理及授权转载的文字、图片和音视频资料，版权属原作者。本公众号内容原作者如不愿意在本号刊登内容，请及时通知本号，予以删除。